

## ISI Journal Articles

- [1] A. Amaricai and O. Boncalo. Implementation of very high radix division in FPGAs. *ELECTRONICS LETTERS*, 48(18):1107–1108, AUG 30 2012.
- [2] Alexandru Amaricai, Oana Boncalo, and Constantina-Elena Gavriliu. Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays. *IET COMPUTERS AND DIGITAL TECHNIQUES*, 8(4):187–197, JUL 2014.
- [3] Alexandru Amaricai, Ovidiu Sicoe, and Oana Boncalo. On the Redundant Representation of Partial Remainders in Radix-4 SRT Dividers. *JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS*, 26(6), JUN 2017.
- [4] Alexandru Amaricai, Mircea Vladutiu, and Oana Boncalo. Design Issues and Implementations for Floating-Point Divide-Add Fused. *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS*, 57(4):295–299, APR 2010.
- [5] O. Boncalo, A. Amaricai, V. Savin, D. Declercq, and F. Ghaffari. Check node unit for LDPC decoders based on one-hot data representation of messages. *ELECTRONICS LETTERS*, 51(12):907+, JUN 11 2015.
- [6] Oana Boncalo, Alexandru Amaricai, Petru Florin Mihancea, and Valentin Savin. Memory trade-offs in layered self-corrected min-sum LDPC decoders. *ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING*, 87(2, SI):169–180, MAY 2016. 21st IEEE International Conference on Electronics, Circuits, and Systems (IEEE ICECS), Marseille, FRANCE, DEC, 2014.
- [7] Oana Boncalo, Alexandru Amaricai, Mihai Udrescu, and Mircea Vladutiu. Quantum circuit’s reliability assessment with VHDL-based simulated fault injection. *MICROELECTRONICS RELIABILITY*, 50(2):304–311, FEB 2010.
- [8] Oana Boncalo, Gyorgy Kolumban-Antal, Alexandru Amaricai, Valentin Savin, and David Declercq. Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation. *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS*, 66(4):1643–1656, APR 2019.

- [9] Oana Boncalo, Gyorgy Kolumban-Antal, David Declercq, and Valentin Savin. Code-design for efficient pipelined layered LDPC decoders with bank memory organization. *MICROPROCESSORS AND MICROSYSTEMS*, 63:216–225, NOV 2018.
- [10] D. Declercq, V. Savin, O. Boncalo, and F. Ghaffari. An Imprecise Stopping Criterion Based on In-Between Layers Partial Syndromes. *IEEE COMMUNICATIONS LETTERS*, 22(1):13–16, JAN 2018.
- [11] Khoa Le, David Declercq, Fakhreddine Ghaffari, Lounis Kessal, Oana Boncalo, and Valentin Savin. Variable-Node-Shift Based Architecture for Probabilistic Gradient Descent Bit Flipping on QC-LDPC Codes. *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS*, 65(7):2183–2195, JUL 2018.
- [12] Thien Truong Nguyen-Ly, Valentin Savin, Khoa Le, David Declercq, Fakhreddine Ghaffari, and Oana Boncalo. Analysis and Design of Cost-Effective, High-Throughput LDPC Decoders. *IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS*, 26(3):508–521, MAR 2018.
- [13] Sergiu Nimara, Alexandru Amaricai, Oana Boncalo, and Mircea Popa. Multi-Level Simulated Fault Injection for Data Dependent Reliability Analysis of RTL Circuit Descriptions. *ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING*, 16(1):93–98, 2016.
- [14] Lucian Prodan, Mihai Udrescu, Oana Boncalo, and Mircea Vladutiu. Design for Dependability in Emerging Technologies. *ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS*, 3(2), JUL 2007.

END ISI JOURNAL ARTICLES

## ISI Conference Publications

- [15] A. Amaricai, O. Boncalo, M. Iordate, and B. Marinescu. A Moving Window Architecture for a HW/SW Codesign Based Canny Edge Detection for FPGA. pages 393–396, 2012. 28th International Conference on Microelectronics (MIEL), Nis, SERBIA, MAY 13-16, 2012.

- [16] A. Amaricai, M. Vladutiu, L. Prodan, M. Udrescu, and O. Boncalo. Hardware support for combined interval and floating point multiplication. pages 278–282, 2007. 14th International Conference on Mixed Design of Integrated Circuits and Systems, Ciechocinek, POLAND, JUN 21-23, 2007.
- [17] Alexandru Amaricai and Oana Boncalo. Improving the Performance of the Divide-Add Fused Operation Using Variable Latency Quotient Generation. pages 45–49, 2009. 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, Patras, GREECE, AUG 27-29, 2009.
- [18] Alexandru Amaricai and Oana Boncalo. FPGA Implementation of Very High Radix Square Root with Prescaling. pages 221–224, 2012. 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), Seville, SPAIN, DEC 09-12, 2012.
- [19] Alexandru Amaricai and Oana Boncalo. SRT Radix-2 Dividers with (5,4) Redundant Representation of Partial Remainder. 2013. NORCHIP Conference, Vilnius, LITHUANIA, NOV 11-12, 2013.
- [20] Alexandru Amaricai and Oana Boncalo. Cost Effective FPGA Implementation for Hard Decision LDPC Decoders. In *2016 24TH TELECOMMUNICATIONS FORUM (TELFOR)*, pages 246–249, 2016.
- [21] Alexandru Amaricai, Oana Boncalo, and Ioana Mot. Memory efficient FPGA implementation for flooded LDPC decoder. pages 500–503, 2015. 20th Telecommunications Forum (TELFOR), Belgrade, SERBIA, NOV 24-26, 2015.
- [22] Alexandru Amaricai, Oana Boncalo, Ovidiu Sicoe, and Marius Marcu. FPGA Implementation of Hybrid Fixed Point - Floating Point Multiplication. pages 243–246, 2013. 20th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES 2013), Gdynia, POLAND, JUN 20-22, 2013.
- [23] Alexandru Amaricai, Nicoleta Cucu-Laurenciu, Oana Boncalo, Joyan Chen, Sergiu Nimara, Valentin Savin, and Sorin Cotofana. Multi-Level Probabilistic Timing Error Reliability Analysis Using a Circuit Dependent Fault Map Generation. 2015. 2015 Conference on Design of Circuits and Integrated Systems (DCIS), Estoril, PORTUGAL, NOV 25-27, 2015.

- [24] Alexandru Amaricai, Sergiu Nimara, Oana Boncalo, Jiaoyan Chen, and Emanuel Popovici. Probabilistic Gate Level Fault Modeling for Near and Sub-Threshold CMOS Circuits. pages 473–479, 2014. 17th Euromicro Conference on Digital System Design (DSD), Verona, ITALY, AUG 27-29, 2014.
- [25] Alexandru Amaricai, Sergiu Nimara, Oana Boncalo, and Emanuel Popovici. Reliability analysis of memory centric LDPC decoders under probabilistic storage failures. IEEE International Conference on Electronics Circuits and Systems, pages 592–595. IEEE, 2016. 23rd IEEE International Conference on Electronics, Circuits and Systems (ICECS), MONACO, DEC 11-14, 2016.
- [26] Alexandru Amaricai, Valentin Savin, Oana Boncalo, Nicoleta Cucu-Laurenciu, Joyan Chen, and Sorin Cotofana. Timing Error Analysis of Flooded LDPC Decoders. 2015. IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS), Tel Aviv, ISRAEL, NOV 02-04, 2015.
- [27] Alexandru Amaricai, Mircea Vladutiu, and Oana Boncalo. Design of Floating Point Units for Interval Arithmetic. pages 12–15, 2009. 5th International Conference on Ph D Research in MicroElectronics and Electronics, Univ Coll Cork, Cork, IRELAND, JUL 12-17, 2009.
- [28] Alexandru Amaricai, Mircea Vladutiu, Lucian Prodan, Mihai Udrescu, and Oana Boncalo. Exploiting parallelism in double path adders’ structure for increased throughput of floating point addition. pages 132–137, 2007. 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, Lubeck, GERMANY, AUG 29-31, 2007.
- [29] Alexandru Amaricai, Mircea Vladutiu, Lucian Prodan, Nlihai Udrescu, and Oana Boncalo. Design of addition and multiplication units for high performance interval arithmetic processor. pages 223+, 2007. 10th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, Cracow, POLAND, APR 11-13, 2007.
- [30] Alexandru Amaricai, Mircea Vladutiu, Mihai Udrescu, Lucian Prodan, and Oana Boncalo. Floating Point Multiplication Rounding Schemes for Interval Arithmetic. pages 19–24, 2008. 19th IEEE International Conference on Application-Specific Systems, Architectures and Processors, Leuven, BELGIUM, JUL 02-04, 2008.

- [31] Lucian Bara, Oana Boncalo, and Marius Marcu. Hardware support for performance measurements and energy estimation of OpenRISC processor. pages 399–404, 2015. 10th Jubilee IEEE International Symposium on Applied Computational Intelligence and Informatics, Timisora, ROMANIA, MAY 21-23, 2015.
- [32] O. Boncalo, A. Amaricai, C. Spagnol, and E. Popovici. Cost effective FPGA probabilistic fault emulation. 2014. 32nd NORCHIP Conference, Tampere, FINLAND, OCT 27-28, 2014.
- [33] Oana Boncalo. QC-LDPC Gear-Like Decoder Architecture with Multi-Domain Quantization. pages 244–251, 2016. 19th Euromicro Conference on Digital System Design (DSD), Limassol, CYPRUS, AUG 31-SEP 02, 2016.
- [34] Oana Boncalo and Alcxandru Amaricai. Reliability Analysis of Qubit Data Movement for Distributed Quantum Computation. pages 481–487, 2009. 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, Patras, GREECE, AUG 27-29, 2009.
- [35] Oana Boncalo, Alexandru Amaricai, and Valentin Savin. Memory Efficient Implementation of Self-Corrected Min-Sum LDPC Decoder. pages 295–298, 2014. 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), Marseille, FRANCE, DEC 07-10, 2014.
- [36] Oana Boncalo, Petru Florin Mihancea, and Alexandru Amaricai. Template-Based QC-LDPC Decoder Architecture Generation. 2015. 10th International Conference on Information, Communications and Signal Processing (ICICS), Singapore, SINGAPORE, DEC 02-04, 2015.
- [37] Oana Boncalo and Ioana Mot. Multi Clock Flooded LDPC Decoding Architecture with Reduced Memory and Interconnect. pages 697–700, 2016. IEEE-Computer-Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, PA, JUL 11-13, 2016.
- [38] Oana Boncalo, Valentin Savin, and Alexandru Amaricai. Unrolled Layered Architectures For Non-Surjective Finite Alphabet Iterative Decoders. 2017. IEEE Nordic Circuits and Systems Conference (NORCAS) / NORCHIP and International Symposium of System-on-Chip (SoC), Linkoping, SWEDEN, OCT 23-25, 2017.
- [39] Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, and Alexandru Amaricai. Assessing quantum circuits reliability with

mutant-based simulated fault injection. pages 942–945, 2007. 18th European Conference on Circuit Theory Design, Univ Sevilla, Seville, SPAIN, AUG 26-30, 2007.

- [40] Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, and Alexandru Amaricai. Saboteur-based fault injection for quantum circuits fault tolerance assessment. pages 634–640, 2007. 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, Lubeck, GERMANY, AUG 29-31, 2007.
- [41] Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, and Alexandru Amaricai. Simulated fault injection for quantum circuits based on simulator commands. pages 245+, 2007. 4th International Symposium on Applied Computational Intelligence and Informatics, Timisoara, ROMANIA, MAY 17-18, 2007.
- [42] Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, and Alexandru Amaricai. Using simulated fault injection for fault tolerance assessment of quantum circuits. pages 213+, 2007. 40th Annual Simulation Symposium, Norfolk, VA, MAR 26-28, 2007.
- [43] Oana Boncalo, Mircea Vladutiu, and Alexandru Amaricai. Two Phase Simulation-Based Assessment of Quantum Error Correction Codes. pages 541–545, 2009. 16th International Conference Mixed Design of Integrated Circuits and Systems, Lodz, POLAND, JUN 25-27, 2009.
- [44] Andrei Hera, Oana Boncalo, Constantina-Elena Gavriliu, Alexandru Amaricai, Valentin Savin, David Declercq, and Fakhreddine Ghaffari. Analysis and Implementation of On-the-Fly Stopping Criteria for Layered QC LDPC Decoders. pages 287–291, 2015. 22nd International Conference on Mixed Design of Integrated Circuits & Systems (MIXDES), Torun, POLAND, JUN 25-27, 2015.
- [45] Khoa Le, Fakhreddine Ghaffari, Lounis Kessal, David Declercq, Valentin Savin, and Oana Boncalo. Lightweight Hardware Architecture for Probabilistic Gradient Descent Bit Flipping on QC-LDPC Codes. 2018. IEEE International Symposium on Circuits and Systems (ISCAS), Florence, ITALY, MAY 27-30, 2018.
- [46] Thien Truong Nguyen-Ly, Khoa Le, V. Savin, D. Declercq, F. Ghaffari, and O. Boncalo. Non-Surjective Finite Alphabet Iterative Decoders. 2016. IEEE International Conference on Communications (ICC), Kuala Lumpur, MALAYSIA, MAY 23-27, 2016.

- [47] Truong Nguyen-Ly, Khoa Le, F. Ghaffari, A. Amaricai, O. Boncalo, V. Savin, and D. Declercq. FPGA Design of High Throughput LDPC Decoder based on Imprecise Offset Min-Sum Decoding. 2015. 13th IEEE International NEW Circuits and Systems Conference, Grenoble, FRANCE, JUN 07-10, 2015.
- [48] Sergiu Nimara, Alexandru Amaricai, Oana Boncalo, and Mircea Popa. Probabilistic Saboteur-based Simulated Fault Injection Techniques for Low Supply Voltage Interconnects. 2014. 10th Conference on Ph D Research in Microelectronics and Electronics (PRIME), Grenoble, FRANCE, JUN 29-JUL 03, 2014.
- [49] Sergiu Nimara, Oana Boncalo, Alexandru Amaricai, and Mircea Popa. FPGA Architecture of Multi-Codeword LDPC Decoder With Efficient BRAM Utilization. pages 52–55, 2016. IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), Kosice, SLOVAKIA, APR 20-22, 2016.
- [50] Virgil Petcu, Oana Boncalo, Alexandru Amaricai, and Valentin Savin. Variable Throughput LDPC Decoders Using SIMD-based Adaptive Quantization. pages 425–428, 2016. 39th International Conference on Telecommunications and Signal Processing (TSP), Vienna, AUSTRIA, JUN 27-29, 2016.
- [51] Patricia Carla Petrut, Alexandru Amaricai, and Oana Boncalo. Configurable FPGA Architecture for Hardware-Software Merge Sorting. pages 179–182, 2016. 23rd International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), Lodz, POLAND, JUN 23-25, 2016.

END ISI CONFERENCE PUBLICATIONS

## BDI Conference Publications

- [52] A. Amaricai, A. Dobre, O. Boncalo, A. Tanase, and C. Valuch. Models and implementations of hardware interface modules in a multi-processor system-on-chip simulator. In *2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)*, pages 433–437, May 2011.
- [53] A. Amaricai, C. Gavriliu, and O. Boncalo. An fpga sliding window-based architecture harris corner detector. In *2014 24th International Conference on Field Programmable Logic and Applications (FPL)*, pages 1–4, Sep. 2014.
- [54] A. Amaricai and O. PBoncalo.
- [55] O. Boncalo and A. Amaricai. Logical fault modeling of source drain short defects for cmos reversible circuits. In *Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010*, pages 482–485, June 2010.
- [56] O. Boncalo and A. Amaricai. Ultra high throughput unrolled layered architecture for qc-ldpc decoders. In *2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*, pages 225–230, July 2017.
- [57] O. Boncalo, A. Amaricai, A. Hera, and V. Savin. Cost-efficient fpga-layered ldpc decoder with serial ap-llr processing. In *2014 24th International Conference on Field Programmable Logic and Applications (FPL)*, pages 1–6, Sep. 2014.
- [58] O. Boncalo, A. Amaricai, and S. Nimara. Memory-centric flooded ldpc decoder architecture using non-surjective finite alphabet iterative decoding. In *2018 21st Euromicro Conference on Digital System Design (DSD)*, pages 104–109, Aug 2018.
- [59] O. Boncalo, P. F. Mihancea, and A. Amaricai. Template-based qc-ldpc decoder architecture generation. In *2015 10th International Conference on Information, Communications and Signal Processing (ICICS)*, pages 1–5, Dec 2015.
- [60] O. Boncalo, M. Udrescu, L. Prodan, M. Vladutiu, and A. Amaricai. Error-model driven analysis of quantum circuits reliability. In *2008 8th IEEE Conference on Nanotechnology*, pages 625–628, Aug 2008.

- [61] O. Boncalo, M. Vladutiu, and A. Amaricai. Accuracy analysis of the parallel composition for the block diagram based reliability assessment of quantum circuits. In *2010 International Joint Conference on Computational Cybernetics and Technical Informatics*, pages 355–359, May 2010.
- [62] Oana Boncalo, Alin Dobre, Alexandru Amaricai, and Andrei Tanase. A cycle-count-accurate simulation platform with enhanced design exploration capability. In *Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques*, SIMUTOOLS ’12, pages 113–118, 2012.

END BDI CONFERENCE PUBLICATIONS

## Book Publications

- [63] Alexandru Amaricai and Oana Boncalo. Design tradeoffs for fpga implementation of ldpc decoders. In George Dekoulis, editor, in book *Field Programmable Gate Array*, ISBN 978-953-51-3207-3, chapter 5. IntechOpen, Rijeka, 2017.
- [64] Alexandru Amaricai, Alin Dobre, Oana Boncalo, Andrei Tanase, and Camelia Valuch. *Using Cycle-Approximate Simulation for Bus Based Multi-Processor System-On Chip Analysis*, pages 213–224. in book Applied Computational Intelligence in Engineering and Information Technology, Springer Berlin Heidelberg, ISBN 978-3-642-28305-5, 2012.
- [65] Oana Boncalo. *Proiectarea circuitelor digitale folosind Verilog HDL. Analiză și sinteză*, pages 1–220. Editura Politehnica Timișoara, ISBN 978-973-625-796-4, 2011.
- [66] Oana Boncalo and Alexandru Amaricai. *Simulation Based Reliability Assessment of Quantum Circuits*, pages 1–227. Editura Politehnica Timișoara, ISBN 978-973-625-796-4, 2008.
- [67] Oana Boncalo and Alexandru Amaricai. *Aritmetică în sistemele de calcul: probleme de design și implementare*, pages 1–110. Editura Politehnica Timișoara, ISBN 978-606-554-581-6, 2016.

END BOOKS AND BOOK CHAPTERS

## Ph.D Thesis

- [68] Oana Boncalo. *Simulation Based Reliability Assessment of Quantum Circuits*. PhD thesis, University Politehnica Timisoara, 2009. PhD Thesis.